


ASNT8146-KMC

Generator of DC-to-32Gb/s PRBS with Selectable Polynomials and Output Amplitude Control

- Full-length (2^9-1) or ($2^{10}-1$) pseudo-random binary sequence (PRBS) generator
- Selectable power of the Polynomial
- DC to 32Gb/s output data rate
- External output amplitude control
- Asynchronous reset signal for elimination of the “all zeros” initial state
- Fully differential CML input interface
- Fully differential CML output interface
- Single +3.3V or -3.3V power supply
- Power consumption: 1220mW
- Custom CQFP 24-pin package



DESCRIPTION




Fig. 1. Functional Block Diagram

The SiGe IC shown in Fig. 1 provides a selectable full 511-bit or 1023-bit long pseudo-random binary sequence (PRBS) signal according to either a $(x^9 + x^4 + 1)$, or a $(x^{10} + x^7 + 1)$ polynomial respectively, where x^D represents a delay of D clock cycles. This is implemented as a linear feedback shift register (LFSR) in which the outputs of either the ninth and fourth, or tenth and seventh flip-flops are combined together by an XOR function, and provided as an input to the first flip-flop of the register.

The PRBS register can be preset to an All-“1” state with an asynchronous external active-low preset signal rstnp/rstnn .

The generated PRBS signals are delivered to a differential output port qp/qn through a CML output buffer (OB).

The Output Buffer provides the capability for output amplitude adjustment through an external low-speed differential analog port ampp/n . The simulated control diagram is shown in Fig 2.




Fig. 2. Simulated Output Amplitude Control Diagram

All I/O stages are back terminated to vcc with on-chip 50Ohms resistors and may be used in either DC or AC coupling modes (see also POWER SUPPLY CONFIGURATION). In the first mode, the input signal's common mode voltage should comply with the specifications shown in

TERMINAL			DESCRIPTION
Name	No.	Type	
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply (+3.3V or 0)		2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24
vee	Negative power supply (0V or -3.3V)		1, 13, 19

ELECTRICAL CHARACTERISTICS. In the second mode, the input termination provides the required common mode voltage automatically. The differential DC signaling mode is recommended for optimal performance.

POWER SUPPLY CONFIGURATION

The part can operate with either a negative supply (vcc = 0.0V = ground and vee = -3.3V), or a positive supply (vcc = +3.3V and vee = 0.0V = ground). In case of a positive supply, all I/Os need AC termination



when connected to any devices with 50Ohms termination to ground. Different PCB layouts will be needed for each different power supply combination.

All the characteristics detailed below assume vcc = 0.0V and vee = -3.3V.

ABSOLUTE MAXIMUM RATINGS

Caution: Exceeding the absolute maximum ratings may cause damage to this product and/or lead to reduced reliability. Functional performance is specified over the recommended operating conditions for power supply and temperature only. AC and DC device characteristics at or beyond the absolute maximum ratings are not assumed or implied. All min and max voltage limits are referenced to ground (assumed vcc).

Table 1. Absolute Maximum Ratings

Parameter	Min	Max	Units
Supply Voltage (vee)		-3.6	V
Power supply current		500	mA
RF Input Voltage Swing (SE)		1.0	V
Case Temperature		+90	°C
Storage Temperature	-40	+100	°C
Operational Humidity	10	98	%
Storage Humidity	10	98	%

TERMINAL FUNCTIONS

TERMINAL			DESCRIPTION
Name	No.	Type	
High-Speed I/Os			
rstnp	11	CML input	Differential high-speed asynchronous reset (active low) inputs with internal SE 50Ohms termination to vcc
rstnn	9		
cip	21	CML input	Differential clock input signals with internal 50Ohms termination to vcc
cin	23		
qp	17	CML output	Differential data outputs. Require external SE 50Ohms termination to vcc
qn	15		
ampp	3	CML input	Differential low-speed control inputs with internal SE 2KOhms terminations to vcc.
ampn	5		
Control Signal			
off10	7	CMOS input	3.3V CMOS input with internal 1MOhms pull-up to vcc



TERMINAL			DESCRIPTION
Name	No.	Type	
Supply and Termination Voltages			
Name	Description		Pin Number
vcc	Positive power supply (+3.3V or 0)		2, 4, 6, 8, 10, 12, 14, 16, 18, 20, 22, 24
vee	Negative power supply (0V or -3.3V)		1, 13, 19

ELECTRICAL CHARACTERISTICS

PARAMETER	MIN	TYP	MAX	UNIT	COMMENTS
General Parameters					
vee	-3.1	-3.3	-3.5	V	±6%
vcc		0.0		V	External ground
I _{vee}	340	370	400	mA	Depending on amplitude control
Power consumption		1220		mW	
Junction temperature	-40	25	125	°C	
HS Input Clock (cip/cin)					
Frequency	DC		32	GHz	
Voltage swing, pk-pk	0.15		0.8	V	Single ended, unused input not connected or AC terminated
CM Voltage Level	vcc-0.8		vcc	V	Must match for both inputs
HS Output Data (qp/qn)					
Voltage swing (SE) pk-pk	0		1.4	V	Depending on amplitude control
CM Voltage Level	vcc-Swing/2			V	
Output Jitter		2.5		ps	Peak-to-peak
Reset Signal (rstnp/rstnn)					
Frequency	DC		15	GHz	
Rise time			20	%	of the clock period
Recovery time	36			ps	
Voltage swing, pk-pk	0.05		0.8	V	Differential p-p
CM Voltage Level	vcc-0.8		vcc	V	
Output Amplitude Control port (ampp/ampn)					
Bandwidth	DC		10	MHz	
SE voltage level	vcc-400		vcc	mV	Half control range when the opposite pin is at vcc.
SE voltage level	vcc-800		vcc	mV	Full control range when the opposite pin is at



			vcc-0.4V.
Differential swing	0	800	mV
CM Level	vcc-(Diff. swing)/4	V	In differential mode
PRBS Select Signal (off10)			
High voltage level	vcc-0.4	vcc	V
Low voltage level	vee	vee+0.4	V
			Do not apply voltages below vee!

PACKAGE INFORMATION

The die is housed in a custom 24-pin CQFP package shown in Fig. 3. The package’s leads will be trimmed to a length of 1.0mm. After trimming, the package’s leads will be further processed as follows:

1. The lead’s gold plating will be removed per the following sections of J-STD-001D:
 - 3.9.1 Solderability
 - 3.2.2 Solder Purity Maintenance
 - 3.9.2 Solderability Maintenance
 - 3.9.3 Gold Removal
2. The leads will be tinned with Sn63Pb37 solder

The package provides a center heat slug located on its back side to be used for heat dissipation. ADSANTEC recommends for this section be soldered to the vcc plain, which is ground for a negative supply, or power for a positive supply.

The part’s identification label is ASNT8146-KMC. The first 8 characters of the name before the dash identify the bare die including general circuit family, fabrication technology, specific circuit type, and part version while the 3 characters after the dash represent the package’s manufacturer, type, and pin out count.

This device complies with Commission Delegated Directive (EU) 2015/863 of 4 June 2015 amending Annex II to Directive 2011/65/EU of the European Parliament and of the Council as regards the list of restricted substances (Text with EEA relevance) on the restriction of the use of certain hazardous substances in electrical and electronics equipment (RoHS Directive) in accordance with the definitions set forth in the directives for all ten substances.




Fig. 3. CQFP 24-Pin Package Drawing (All Dimensions in mm)



REVISION HISTORY

Revision	Date	Changes
1.1.2	11-2024	Updated Package Information
1.0.2	06-2023	First release
0.1.1	06-2023	Updated RoHS Information
0.0.1	04-2022	Preliminary release